This repository contains a compact and educational RTL implementation of a 3-stage pipelined RISC-V processor written in SystemVerilog. The processor is designed for learning, simulation, and basic ...