System-on-chip (SoC) architects have a new memory technology, last level cache (LLC), to help overcome the design obstacles of bandwidth, latency and power consumption in megachips for advanced driver ...

Adarsh Mittal, a senior application-specific integrated circuit engineer, explores why many memory performance optimizations ...